|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
february 2010 doc id 17160 rev 1 1/23 23 SPMD150STP 1.5 a stepper motor driver module features wide supply voltage range, up to 42 v 1.5 a output average working current full/half step and micro-stepping drive capability logic signals ttl/cmos compatible programmable motor phase current selectable slow/fast current decay non dissipative overcurrent protection remote shutdown thermal shutdown module size: 50.8 x 50.8 x 14.7 mm operating temperature range -40c to 85 c description the SPMD150STP is a highly integrated stepper motor driver module, that al lows the user to easily design a complete motor control system for two- phase bipolar stepper motors, interfacing directly the microprocessor to the motor. the SPMD150STP is an easy-to-use fully integrated answer to motion control issues. the phase current is chopper controlled, allowing good performances and high speed. modules offer an extensive range of protection such as overcurrent and thermal shut-down, that make it ?bullet? proof as required in modern motion control systems. metallic case allows mo dule to operate without external heat-sink or ventilation; moreover the sealed and molded package offers a complete protection against harsh environments. table 1. device summary order code SPMD150STP www.st.com
contents SPMD150STP 2/23 doc id 17160 rev 1 contents 1 block diagram and pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2 maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 3 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 4 function description and appl ication information . . . . . . . . . . . . . . . . 11 4.1 power stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4.2 logic interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4.3 pwm current controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 4.4 decay modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4.5 stepping sequence generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.5.1 half step mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.5.2 normal drive mode (full-step two-phase-on) . . . . . . . . . . . . . . . . . . . . . 17 4.5.3 wave drive mode (full-step one-phase-on) . . . . . . . . . . . . . . . . . . . . . . 17 4.5.4 microstepping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 4.6 non-dissipative overcurrent protection . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 4.7 thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.8 case grounding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 6 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 SPMD150STP block diagram and pin connection doc id 17160 rev 1 3/23 1 block diagram and pin connection figure 1. block diagram figure 2. connection diagram (top view) block diagram and pin connection SPMD150STP 4/23 doc id 17160 rev 1 table 2. pin description pin n. name function 1 vss logic stage supply voltage. this pin mu st be supplied with 3.3v or 5v source. 2ref voltage reference output. a voltage of 1.225v is available at this pin. it can be used to set the output current level. 3 reset reset pin. a logic level low restores the home state (state 1) on the phase sequence generator. a 10k ? pull-up resistor is internally connected to vss. 4clock step clock. on the rising edge of this signal, the phase sequence generator changes its state position, consequently the motor performs a step. a 10k ? pull-up resistor is internally connected to vss. 5 cw/ccw spin direction control input. a logic level high sets clockwise motor rotation. a logic level low sets counter clockwis e motor rotation.ph ysical direction of rotation depends on windings connection also. a 10 k ? pull-up resistor is internally connected to vss. 6vrefa phase a/b current setting input. connect this pin to a properly scaled ref (pin2) voltage, to fix the maximum phase output current. connecting a variable voltage source (i.e. microcontroller dac), it is possible to perform micro- stepping drive. the pin is internally connected to a 100k pull-down resistor, with a 470pf parallel capacitor. 7 rca phase a/b current controller off-time set pin. use this pin to set the desired off-time of the switching current controller. a 470pf capacitor and 56k resistor are internally connected between this pin and gnd1 (pin13), giving a 16 s -time. 8en module enable input. a high logic level enables module operation. en (pin8) must be low, during power-up and power-down sequence, high during normal operation. (when this input is low, the output phases are in high impedance state, enabling the manual positioning of the motor). a 100k ? pull-up resistor is internally connected to vss. a 100nf capacitor is internally connected to gnd1 9control phase current decay mode selection input. a logic level high sets the slow decay mode. a logic level low sets the fast decay mode a 10k ? pull-up resistor is internally connected to vss. 10 half/full half/full step mode selection input. a logic level high sets the half step mode. a logic level low sets the full step mode. a 10k ? pull-up resistor is internally connected to vss. 11 vrefb phase c/d current setting input. connect this pin to a properly scaled ref (pin2) voltage, to fix the maximum phase output current. connecting a variable voltage source (i.e. microcontroller dac), it is possible to perform micro-stepping drive. the pin is internally connected to a 100k pull-down resistor, with a 470pf parallel capacitor. SPMD150STP block diagram and pin connection doc id 17160 rev 1 5/23 12 rcb phase c/d current controller -time set pin. use this pin to set the desired off-time of the switching current controller. a 470pf capacitor and 56k ? resistor are internally connected between this pin and gnd1 (pin13), giving a 16 s -time. 13 gnd1 logic stage gnd. return path for th e logic signals and vss (pin1) supply voltage. 14 gnd2 power stage gnd. return path for the power stage and vs (pin19) supply voltage. 15 phd phase d output 16 phc phase c output 17 phb phase b output 18 pha phase a output 19 vs power stage supply voltage. module and motor supply voltage. maximum voltage must not exceed the specified values. table 2. pin description (continued) pin n. name function maximum ratings SPMD150STP 6/23 doc id 17160 rev 1 2 maximum ratings table 3. absolute maximum ratings symbol parameter value unit v s dc supply voltage (pin19) 50 v v ss dc logic supply voltage (pin1) 7 v v input voltage range at pins vrefa, vrefb, rca, rcb, en, clock, cw/ccw , half/full , control -0.3 to 7 v io-pk output peak current 2.5 a t stg storage temperature range ? 40 to +105 c t op operating case temperature range ? 40 to +85 c SPMD150STP electrical characteristics doc id 17160 rev 1 7/23 3 electrical characteristics t a = 25 c and v s = 24 v, v ss = 5 v unless otherwise specified. table 4. electrical characteristics symbol parameter test conditions value unit min typ max power stage v s dc supply voltage 10 42 v i s quiescent supply current (pin19) all bridges 5 10 ma v sth(on) turn-on input threshold 6.6 7 7.4 v v sth(off) turn-off input th reshold 5.6 6 6.4 v v vs-ph output voltage drop (vs to pins 15,16,17,18) io = -1.5a 0.9 v v ph-gnd output voltage drop (pins15,16,17,18 to gnd2) io = 1.5a 1.1 v io phase average working current 1.5 a protections block io-sc phase short circuit current internally limited by overcurrent protection ( figure 7 ) 45.67.1 a t ocd(on) overcurrent detection turn-on delay time ( figure 7 )200ns t ocd(off) overcurrent detection turn-off delay time ( figure 7 )100ns t j(off) junction shutdown temperature 165 c logic interface v ss dc logic supply voltage 3.0 5 5.25 v i ss quiescent supply current (pin 1) all inputs open 1.2 ma v il low level input voltage pin 5,9,10 v ss = 3 to 5.25v -0.3 0.8 v v ih high level input voltage pin 5,9,10 v ss =3 to 5.25v 2vssv v th(on) turn-on input threshold pin 3,4,8 v ss =3 to 5.25v ( figure 1 , 2 , 3 , 4 ) 1.8 2.0 v v th(off) turn-off input threshold pin 3,4,8 v ss =3 to 5.25v ( figure 1 , 2 , 3 , 4 ) 0.8 1.3 v v th(hys) input threshold hysteresis pin 3,4,8 v ss =3 to 5.25v ( figure 1 , 2 , 3 , 4 ) 0.25 0.5 v i il low level input current pin 3,4,5,8,9,10 -0.5 ma electrical characteristics SPMD150STP 8/23 doc id 17160 rev 1 i ih high level input current pin 3,4,5,8,9,10 10 ua v ref reference output voltage (pin 2) 1.21 1.225 1.24 v ref_res reference output resistance (pin2) 10 k vrefx_res current setting input resistance (pin 6,11) 100 k timing definition t d(on)en enable to output turn-on delay io=2.5a, resistive load ( figure 3 ) 100 250 400 ns t d(off)en enable to output turn-off delay io=2.5a, resistive load ( figure 3 ) 300 550 800 ns t rise output rise time io=2.5a, resistive load ( figure 3 ) 40 250 ns t fall output fall time io=2.5a, resistive load ( figure 3 ) 40 250 ns t dclk clock to output delay time io=2.5a, resistive load ( figure 4 ) 2s t clk(min)l clock minimum low level time ( figure 5 )1s t clk(min)h clock minimum high level time ( figure 5 )1s f clk clock frequency 50 khz t s(min) minimum set-up time ( figure 6 )1s t h(min) minimum hold time ( figure 6 )1s t r(min) minimum reset time ( figure 6 )1s t rclk(min) minimum reset to clock delay time ( figure 6 )1s table 4. electrical characteristics (continued) symbol parameter test conditions value unit min typ max SPMD150STP electrical characteristics doc id 17160 rev 1 9/23 figure 3. switching char acteristic definition figure 4. clock to output delay time figure 5. minimum timi ng definition: clock 9 w k 2 1 9 w k 2 ) ) ( 1 , 2 8 7 w w w ) $ / / w ' 2 ) ) ( 1 w 5 , 6 ( w ' 2 1 ( 1 ' , 1 & |